Porm PT	0-14	49	U F							COMMERCE RK OFFICE	ļ 	Y. DOCKET NO.			AL NO. 34,746		
00/ 3	INFO	RMAT	ION	DI	SCL	osu	RE	CIT	'ATI	ON	APP	LICANT ung-Jin Park et	al.	1 20/0	31,720		
	Use a	seve	ral	da .	eet	s i	f n	ece	888	iry)		ING DATE ugust 6, 2003		GROU	Þ	•	
		· ·	1			·				U.S. PATE	NT DO	CUMENTS	<u>-</u> -	<u> </u>	<u> </u>		
EXAMINE INITIAL			DC	CUM	ENT	' אנ	JMBE	R		DATE		NAME	С	LASS	SUBCL ASS	1	IG DAT
				<u> </u>					_		ļ		\bot				
								ļ	_				_		ļ	ļ	
				·							/						
									L								
	-								1								
	••••		·					1						-			
				 			/					•	_	• • • • • • • • • • • • • • • • • • • •			
				\vdash													
 										<u> </u>				·		<u>!</u> [
<u> </u>									┢						 		
	×		<u> </u>	<u> </u>	<u></u>		_		<u> </u>	<u> </u>					<u> </u>	L	
	<u> </u>	1						PUB	LIS	HED U.S. P	ATEN	r applications			SUB-	FI	LING
			Pu	ıb.	No.				_	Pub. Date	•	Patentee	С	LASS	CLASS	D)	ATE
				<u></u>													
·			<u> </u>				- <u></u>		F	ORBIGN PAT	ENT	DOCUMENTS	,				
				DOC	UME	NT	NUM	BER		DATE		COUNTRY	С	LASS	SUB- CLASS	TRANS	LATIO NO
P.H.		:	1	1	2	2	8	9	0	8/2002	Eur	opean	F	MEO!	13/39	Х	
															•		
	-													-			
	,-	OTU	ו מי		TME	I	/;,			na Author	mi b	la Data Dambin			Db \		L
FA	•		Mo De	ham cod	mad er	M. Arc	Ma hit	nso ect	ur	et al., "I s", Proces	esig	n Methodology for of IEEE Conference of III-3085 - II	or Hig	h-Spe	ed Itera	Spee	ch,
		•	Pr	oce	edi	ng	orm of	14	al h II	., "VLSI Anternation	Archi al Co	tectures for High	h-Spe I Des:	ed MA	P Decodo	ers", 6-453	
*EXAMINI MPEP 60: of this	9; Di	caw	Lin	e t	hro	ugh	ci	tat	ion	idered, what is to applie	con	r or not citation formance and not	n is cons	in co idere	nforman d Inc	ce wi lude (th copy

MAR 1 1 2004 #

Sheet 1 of 1

							ر	3		- 1				
Form PTO-14	49	U.S	. DE	PARTME	NT	OF	COMMERCE		V DOCKET NO		CEDI	AT. NO		
		PATI	ENT	AND TE	ADE	MAF	K. OF PACIEN		AFFCE		SERIAL NO.			
		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OF PAREN						45565 10/634,746						
INFO	INFORMATION DISCLOSURE CITATION													
								Sung-Jin Park et al.						
(Use a	seve	veral sheets if necessary					ry)	I	ING DATE		GROU	P		•
								August 6, 2003						
									•				<u>-</u>	
							U.S. PATE	T DO	CUMENTS				•	
EXAMINER		DOCUMENT NUMBER DATE												
INITIAL							DATE		NAME	CI	ASS	SUBCL	•	IG DATE
		·	· · · · · ·		, _			ļ				ASS	APPRO	PRIATE
										•				
	ļ						*	<u> </u>					<u> </u>	
				.										
				 										
			ļ	 										
			 	 			ļ		· · · · · · · · · · · · · · · · · · ·					,
	}								•				٠	
	ļ		 										,	
		/	1				·							
· · · · · · · · · · · · · · · · · · ·	<u> </u>	_/_	-	-		•	 	<u> </u>		4				
			i	!										
			┼	 	ļ		 			<u> </u>				
				1					·					
·				<u> </u>				<u> </u>	·					
				,	7 TE 7	TO	uen u a n	3 M TO 2	T 1001 TO107010					
			•		LOBI	TD	MED U.S. P	ATEN	T APPLICATIONS	- ,				
		Dub No					Dub Date		Pay ont oo		300	SUB-		
		Pub. No. Pub. Date					Pub. Date		Patentee		ASS	CLASS	וַט	ATE
									·					
		 							<u> </u>					
										ì				
														
						F	OREIGN PAT	RNT :	DOCUMENTS					į
		DOCUMENT NUMBER					DATE	COUNTRY		ا رت	CLASS	SUB-	TRANS	LATION
											CLASS	CLASS	YES NO	
1 A		1 2	6	1 1	3	9	11/2002	EP		H	ОЗМ	13/29	TES	TNO TO
f. 11)-		_ _		_ _		_				1 ***	o z Wi	13/23		}
1					井			-						
			1											} }
		1	1	<u> </u>	<u> </u>							<u></u>		
	OTHE	R DOC	UMEI	NTS (i	ıclu	di	ng Author,	Tit	le, Date, Pertiner	it Pa	ges.	Etc.)		İ
		"Biod	ire	ctonal	Sh:	ift	Registers	#						
"Biodirectonal Shift Registers", HTTP://WWW.EELAB.USYD.EDU.AU/DIGITAL TUTORIAL/PART2/REGISTER06.HTML,														
(February 1999)														
V ;												•		
Guido Masera et al., "VLSI Architectures for Turbo Codes", IEEE Inc., Vol. 7,														
	No. 3, pages 369-379 (Sept. 1999)													
												<u>-</u> ,		
	Warren J. Gross et al., "Difference Metric Soft-Output Detection:													
		Architecture and Implementation", pages 1-8 (Sept. 2001).												
					To all									
		N. Sk	Lav	os et	al.,	71	A New Low	Powe	r and High Speed I	Didii	cecti	onal Sh	ift	
		кедте	ter	Archi	cect	ur	e", VLSI D	esig	n Laboratory, (Ju	TA 50	001)			
*EXAMINER:	Tri	rial :	f c	itatic	0 00	72.5	idered	0+4-	w aw man aireati	1 - 4		- C -		
	ו מובי הדוודו	ine t	hro	uch ci	u CC	WE THE	if son in	etne	r or not citation	15]	In co	niorman	ce wil	cn
of this form	. www.i	-p 200	EU	agn Cl	call		TT HOU IN	con	formance and not	consi	aere	a. Incl	tude o	copy

Not Assigned





PATENT AND TRADEMARK OFFICE

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

ATTY. DOCKET NO. 45565	SERIAL NO. 10/634,746	
APPLICANT Sun-Jin Park, et al.		
FILING DATE	GROUP	_

	Patent No.	Date	Patentee	Class	Sub-class	Filing Date
						···
		. ,				
·	-					
						··· ·
		···· -				

August 6, 2003

Published U.S. Patent Application

Patent No. Pub. Date Patentee Class Sub-class Filing Date

	Other Documents (including Arthur, Title, Date, Pertinent Pages, etc.
f.A.	Gross, Warren J., Gaudet, Vincent C., Gulak, P. Glenn, "Difference Metric Soft-Output Detection: Architecture and Implementation" pp. 1-8, figure 7, September 2001.
	Sklavos, N., Kitsos, P., Zervas, N., & Koufopavlou, O.; "A New Low Power and high Speed Bidirectional Shift Register Architecture", figures 1 and 2, July 2001.
	Masera, G., et al., "VLSI Architectures for Turbo Codes", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, IEEE Inc., New York, vol. 7, no. 3, pp. 369-379, September 1999.
	"Bidirectional Shift Registers", February 1999.

^{*}EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw Line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.